Skip to content
GitLab
Projects
Groups
Snippets
/
Help
Help
Support
Community forum
Keyboard shortcuts
?
Submit feedback
Contribute to GitLab
Sign in
Toggle navigation
Menu
Open sidebar
ift
NIFTy
Commits
ae1ab44a
Commit
ae1ab44a
authored
Aug 15, 2017
by
Theo Steininger
Browse files
Increased tolerance in test_power_synthesize_analyze
parent
d2dbaf67
Pipeline
#16559
passed with stage
in 12 minutes and 12 seconds
Changes
1
Pipelines
1
Hide whitespace changes
Inline
Side-by-side
test/test_field.py
View file @
ae1ab44a
...
...
@@ -127,10 +127,10 @@ class Test_Functionality(unittest.TestCase):
assert_allclose
(
ps1
.
val
.
get_full_data
()
/
samples
,
fp1
.
val
.
get_full_data
(),
rtol
=
0.
1
)
rtol
=
0.
2
)
assert_allclose
(
ps2
.
val
.
get_full_data
()
/
samples
,
fp2
.
val
.
get_full_data
(),
rtol
=
0.
1
)
rtol
=
0.
2
)
def
test_vdot
(
self
):
s
=
RGSpace
((
10
,))
...
...
Write
Preview
Supports
Markdown
0%
Try again
or
attach a new file
.
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment