Read timeout should be configurable
At the moment read timeout is hardcoded somewhere in the FPGA. Is this something that we can expose to the library?
At the moment read timeout is hardcoded somewhere in the FPGA. Is this something that we can expose to the library?